Ignore:
Timestamp:
2011-06-01T00:53:29+02:00 (5 years ago)
Author:
juhosg
Message:

ar71xx: add AR933x specific frequency initialization code

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/target/linux/ar71xx/files/arch/mips/include/asm/mach-ar71xx/ar71xx.h

    r27055 r27056  
    189189#define AR91XX_ETH1_PLL_SHIFT           22 
    190190 
     191#define AR933X_PLL_CPU_CONFIG_REG       0x00 
     192#define AR933X_PLL_CLOCK_CTRL_REG       0x08 
     193 
     194#define AR933X_PLL_CPU_CONFIG_NINT_SHIFT        10 
     195#define AR933X_PLL_CPU_CONFIG_NINT_MASK         0x3f 
     196#define AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT      16 
     197#define AR933X_PLL_CPU_CONFIG_REFDIV_MASK       0x1f 
     198#define AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT      23 
     199#define AR933X_PLL_CPU_CONFIG_OUTDIV_MASK       0x7 
     200 
     201#define AR933X_PLL_CLOCK_CTRL_BYPASS            BIT(2) 
     202#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT     5 
     203#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK      0x3 
     204#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT     10 
     205#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK      0x3 
     206#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT     15 
     207#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK      0x7 
     208 
    191209#define AR934X_PLL_REG_CPU_CONFIG       0x00 
    192210#define AR934X_PLL_REG_DDR_CTRL_CLOCK   0x8 
     
    579597 
    580598#define AR724X_RESET_REG_RESET_MODULE           0x1c 
     599 
     600#define AR933X_RESET_REG_BOOTSTRAP              0xac 
     601#define AR933X_BOOTSTRAP_REF_CLK_40             BIT(0) 
    581602 
    582603#define AR934X_RESET_REG_RESET_MODULE           0x1c 
Note: See TracChangeset for help on using the changeset viewer.